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ABSTRACT
The SDP-3 Its a general-purpose vtored-program
computer which Was boon, designed for use its the core of
djo data iiystoni of a small ovientific spacecraft. It is a
serial, twos-complemont, 16-bit-word machine. It has
one level of Indirect addressing and ono hardware Index
register, To facilitate time-sharing operation there is a
10-level priority Interrupt systom. and a real time clock.
The • K memory is divided Into 16 pages of 256 words
each. There Is a user and a monitor mode. Inturpage
access is prohibited in user mode.
THE SIM-3 —A COMPUTER DESIONED VOR DATA 14YRTlists
OF SMALL SCIENTIFIC SPACECRAFT
INTRODUCTION
During the past dovadu gonoral-puvimou storad-program vomputuro havo
becomo an Integral Ixtrt of mtwt formit of st-tuntifle and tochnologival untleavor.
`rho omnlpr000nvu of vomputors rusulta from their floxIbIlIty; tho same
muehino may hu umod for many	 by omploying dliforont
programm. When it tlata handling or vontrol system hi nooded It to usually
cheaper and faistor to ujiv a inai4x-protlucod vomputer with it opectat prograill
than to build a opocial-purpoiso systum, from st-ritch.
Ono of the most iiuvoro constra Into on a small scientific al)a cuerart Is
overall weight * This oceurm bovituito launch vuhicl() coots Increase with In-
creasing payload. Unfortunately, the power system components, partivularly.
batteries and solar panel ts are heavy. Therefore the weight conatraint, leads to
a power constraint. As a rosult,, the Dower avallablo to the telemetry SyNtoin
Is limited# This, In turn, limits the tranomittod data rate no matter how
efficient a codo is used.
It Is Important to obtain im Pitich data as posulblo from spacecraft bovaugo
of iheir high v!ost. 'r-ho datti rate could be increased by using high gain
antennas on the spacecraft, bitt this it; difficult because of weight rostrictionst
aiming problems, etc. Another approach Is to Inn-roase the worth of each trans-
mittod data bit, rather than Increasing tiro actual (latt bit rate. In other words,
we shall achieve it worthwhile purputie If we can, build some sort of pro cossor
which removes redundancy from the data, and which in so doing uses less
power than, would have boon required to transmit the redundant data.
For a number of years now It hits been. customary to use special-purpose
hard-wired data processor for the purpose of redundancy removal oil board
small scientific spacecraft. ',rho problem is that the development or these
special-purpose processors is expensive and time -consuming. If a stored-
program computer were made an integral part of the spacecraft data system,
then most special-purpose processors could be replaced by programs In the
computer. Then, at the expense of some standardization, the difference be-
tween the data systems on many different spacecraft becomes chiefly a dif-
ference in computer progr-ams.
There are a number of advantages to using P. computer in a spacecraft
data system. It becomes feasible, for instance, to have checked-out spacecraft
on the shelf — ready to have scientific experiments and programs inserted.
I
van significantly decrease the foul Unto from experiment concept to launch#
If an oxperlmont falls boforo latutch, It can b
	
lacod with 4 L*ckup experl-
mont, If the owuputer is also used to control the oporation of the experiments,
then In many camas It can prevent the generation of redundant data. This to
more offivient than having to remove tho redundant data from the data stream
after Is to generated, In addition, the memory of the computor can be used, for
buttering data before transmission. The format of the transmitted data can
even be varied to suit conditions — either by Inverting now program# or by
using a velf-adaptive, program,
'11ile paper describou a new computer, the SDP-3, which has been designed
for use as the core of the on-board data system of the proposed Advanced IMP
spacecraft# In title application all data core collected and transmitted under
computer controls First, however # we will fly the computer off-line on the
MP-1 (eye) spacocraft (probably in mid-1970) as an engineering experiments
In this way we will verify the rollability of the system and pin aMmlence
with the operational aspects of using an on-board computer without compro-
miming the success of a mission,
DESIGN GROUND RULES
The $DP-3 computer was designed to perform anuwber of functions In the
Advanced IMP spacecraft. The first of these is prograxaming of the scientific
experiments. This includes sequencing op-orations in the exporiment, control-
ling wq)erlment modes, selecting sensor ranges, and calibration of the expert-
mentsil
The second function to be performed to data acquisition, In some cases,
for Instance randomly occurring cosmic ray eventsp this will be upon exporl-
ment request. Other measurements, such as magnetic field amplitude, are
usually taken at uniformly spaced time Intervals. LMP "cocraft are spin-
stabilizod; theref-r-► o data from directional sensors, for oxample plasma de-
tectors, Is roost meaningful when sampled at uniform Increments of spacecraft
rotattonit
Data compression Includes — among other techniques — statistical
analyses, interpolation, prediction, spectral analyses, ete# An adaptive format
will be used to permit transmission of the most important data out of the total
supply of datit available. In conjunction with the adaptive format, a buffering
function allows less Important data to be held until there to time to transmit It
during period of low 4otivity on the high-priority channels,
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',rlivt voinputur ntuitt oporato , avWntittiouxly without Inturvoituott, it iiiuot#
ho%(;vvr, Im jumm1blu uj Io-tit tAirtionis tit progr4ink or ontire liroxr. ttasi from tho
grottitcl In v4K, We toloniowrod tl;'M Alo%$ th'tt a 40lort-lit ty1ft' tit extivri flit flit
progranitulng or (lata provussiox windit I  ails, mit4getwo.
Naturally, tho coml)utor inuiot use as little liardwaru and its littlo powerav
ptisolifle. it must also bo ruggotlunit, rullablu,
tiliNE31AL VE'SCHIPTION OF VI •* SDP-3
'11io orgmilzation or that 810-3 voinpittor roflvt to Vio Oxwo niontloned rv-
(Lutruinentu. it is a to-bit, serial, oinglu-woril-Instru(.1tion,shiglo-addrolill
muchinu, It tuts to lovuls of priority interrupt and two modus — tisvr and
monitor — In ordor to arectivoly hantlio time-sbared provosx1jig. 'rho nioniory.
cunslAs of up to 251 0 pages of 250 words each. A W-pago momory (I thousand
words) will bo flown on M1 P-L Intorlittgo access Is prop lbit od 
In 
tho, it or nit doo
'nio sol l-3 ruaturas unu level or inaircet, atit'rossing Mid onti harthvaruk index
register. ArIthniatle W done in two' g-complement fixod-point format. Tboro 10
a- ishift-left-and-normalize instruction, but other floating-point operations- and
multiplication and clivision must be provided by softwitro.
E"ach SIM-3 Instruction tukos 64 bit times; this simplIfles tho control hard-
waro. At the once of 
an 
arithmetic npv ttlon the rubult may olthor bupd In tho
AC (tit which case the second operand Is restored In the memory) or the result
may 
be 
stored In the memory location formerly oucuplod by 
the 
second operand
(in wh1oh case the first operand remains unaltered in the AC}.
The forlalat of un Instruction word Is;
CCCCCC F T LLLLLLLL,
The 0*44t, operation code CCCCCC allows 64 Instructions of which 54 
are being
used. The flag fait, F* specifies indirect addressing If It Is on and the tag bit,
T I, apocifiva Indexing If It is on. Addresses within a page are spoulfied by the
$-bit line number LLLLLLLL.
Thuro is v. continuously running real-time clock which may be armed
tinder program control to cause an Interrupt at some selected time In the
future. Also, the current value of the clock may be stored in the memory to
mark the time of occurrence of some particular event. If there Is it power
otttago$ the computer marks Its place and autom tatic^11y rostarts when power
is restored*
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'More aiw *412 WivAry it-tintrol outputh Milt-11 111^q 1W uAkni t*# contrid oxisttriniontv,
vie witimtry #irstum t itrul thv multiplexor %* h1rh t ot initutivaos tho thtut from this
exwrlittents Into thu voinputor,
`Ille SOP -:1 (OXVIMIng tho 111(fillor.V c*ltovtrwdt #.%) will vonsi,%L tit > t1s)ut 110t)
1-%airehild LPOTJ. vircults kith .-in typt-rating joi%vor dissli gition of mWor two
wattu. Avtfritgo dhodpation will 1w ovon It •hj* but-itu*o Nvbvnav #-jr the voinpuWr
to itilt- i
 it entur*3 dorniant Itm-luauvr iniglut 
In 
%hich only tho pritirity Inuwrupt
viruttitry Is otiorgizod. Thu volunIQ iti estinia.ted to tic! til t1tv tirtfor tit cable
Inchuitand tho wolght, about 't polu)(6.
SMEM BLOCK DIAO"RAM
Figure I to it block diagram, of t  8011-3 coniputur oytitum and 1wrlphoral
equipment, In the center of thu dtagrain wci have We ino ynory and tho arlQimutie
tinIG To thu, loft are tho, elovk* gateor ihtta gatits, iintl comniand gates Nvhlvh are,
i1xvil roft' .
 voinmunicution With that seluntifle expurinionts. Thoso oxiturtmonts are
t4hown -.-it thu far left of thu dUtgrain, Etich ox1jeriment contaltim it 16-1tIt sorlal
"trans tar rugluter" which funetions its tho Inter ac* 1mtwuon, 
the 
experiment
and the computer. The, tranotur rogbiturs aro , In pro-paekaguil nioduluis which
4	 'llod tLire sui)p	 o the oxporlmont builder by thu computer builder. Data and
voinniando transfer surlally butwoun the transfoutr rogister ill
	 oxporlinent
jinti We coniputur inumory under program eontrol.
Words ulay bu Inmertud Into the muniory or t1j i , computer vla it PCAI com-
niand systum (shown In, Ulu lower loft-hand corner of 1-1guro 1.). The SUP-3
hats an Input channel which conUtlnu two rogist(^ry which hold rotspoctivoly the
LransmUtod word and the address at which to storL- tho word. When thu so
registers havo boon filled from the PCM eoinniand sysionx (this takes about
half it second) Instruction oxocution Is sumpondud for one Instruction cy(,-Iu
whilu the now word Is stored In the memory.
An output channel appears tit 
the 
lower right of Figuru 1. It can contitat-
ously read out page L5) of the memory, one bit tit it time, into the tolomo try
system, Whenever (Jilts channel noods anot '1or word .'rum the inumory, Instruc-
tion ox", -ution io also muspondod for one Instruction usyclo, just as It Is with the
input channel.
The priority interrupt system (right cunto, r of, Figure, 1) accepts Interrupt
service roqueits. When a request is rocolvoc), It handles the jawitchIng :Crain
the proMram which is currently running to the Interrupt service routine appro-
priato to the particular service request. Typical survicu requests coma from
4
w5
AVOIREWIN01 SOILUS
With it 10-bit word, and single word Instrucliorks # It to difficult to use many
more than 3 bits; for the address* Thereforo the address field was chosen. to be
exactly 0 bits, which to convenient because It Is halt of the total word length,
Thus an Instruction can reference one of only 200 memory locations. The" are
chosen to be 250 contiguous locationes and constItuto a page of memory. The
first Pav starts at location 0 ) the second page at location 256, ate, An $-bit
IUpago register holds the number of die page whieb is currently 'Doing us tGQ o 11-ore
can be up to 256 pages of 256 words each for tv total of 65,036 memory locations.
There to one $-b ft 114rdware Index register. When Indexing Is specified, the
contents of the index register are added (Modulo 256) to the address f1j1d of the
Instruction# Thus even by Indexing there Is no way of referencing a location
outside the page In which an Instruction is locatods
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nono In otts YoIxtrot ,rAt tht, i #11111.1ttvr 11111%t In- tittio-Wwrod Isstwoott wvvml
lsrt*rani^# In orttor tit kovis thtt*o isrijumoto, from Isoingaltlo to t4ttmgv our
t4hor, isno roWd put thvni lit *tjlarato Itauva, 1,.wopt o tho frulirvvt 4tUlrt1*1&--
Init foatury the=y would tfu ln lw u-tit illi f Lit 03.0*111 040 44t4wrt At-vartlinult , twis
M4400 of tnktratitin 4ro ittlowd lit t1tv tMi s-3j, In tho prIvilomod tir "inkinitor
furt-111 ino vuvtly ao dow-rilvd ulitwo. lit tlw "a*tr"
nootio, W*oYor, unly tho *Pt-tstv i ^ filto tit Vat ut-rd nvvowwl for an itutirtict
w1drow* tin# usoil. *111oio loto olkwity aw lititt %ithin tho prijitmoto omit pago
which to, W lw roforontod. U- a itoor Isr-s	 ntitta notsix intiro than ono Itago of
MU-Mory, upprolirlato linkamo l go ttAtfol), J#txos Intlot 1W 14tiptillod by thu 0111C.-
shit nititiltor prograint
M MIN G
Timing In tho $I)p-a in fxt*otl tin lbo lilt vlock which to dorlvwl from a
crystal-con0ollod tie iii lattr. "Vito froquenvy of this, towillittor to choson lit )it#
a pow or of *" ainux dio. domirott Momotry oyswini tranornittod Wt inito. Ut# fill
tills ljom%,u** thl* bit mto is darivotl troin tho vomputor whon tho vomputor foods
Wo tranumMor dlractl^ # Tho 
lilt 
porlixI Is 1 #22jim, on M11-1,
Tablo 1. showu tho varlotw funvtlt)jt* that tit-vur durbi, tin Inotruction v)vla
and tho aniount of t1nio that un 't'il t+ knot. Thu WWI t-yela, of Wo UtinilmWris
brokan down Wo two %ulj-t-y.0u* — Wu I (Inotruetion) phaso -tnd tho N' (oxot-ttwo
tion) phusu,
81)11-:1 Timing
I'M Time,#, IlogulrutJFunt"Llon
Mdrums Instruetion
Fetch and Itestoro Instruction
Addresit Indr. Adr. Loco and
Save 013. Code
Fetch and Hastorti Indirard
Address Location
Index Arithmetic
I Phase Total
retch Op
era
nd
L-Necute Qi3eration
Restore Operand/Save Result
B Phase Total
instruction Cycle Total
H
40
	
40
4
16
4
24
	
24
64
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u,vinA the I Ithaho Ov Iiti% t rift , tiol I h loWlstA all'I doetictud ;tllil til' offeetivu
" tililfiv),Pf ill ulv IIIH-V► Ild it 1-4,111putud. 	bit tAltIVA 31 ,4 1 11hud to tranionlit that
1111V Iltilitht-1 . 11141 thtAt . 	 ;It ati- ttvxt vistrot-titin tit that itivintiry #addrust*
rvgb,Wr. P tvli ol thtst , nitinhor-- th *tiit twi-i-AlA ; Lif e - tvvto nuialwlix :tro stint
ilttuit»illtattul lb °. 'I'llo lit.Nt k lilt 111.1 . likl:' ); tJ 'f* 11k0-1 tit It-t0i -tittl rehbitiv thu in-
strut-Liam word. "Ilion t during uttk U111 ,11 ititt-rVA, tht* 01 1 14•ratio1l t' # Alt* Is Illoved
t i t U10 doctidul	 A tllv'* addi'volf l htrt of Ow 111040"k it thill i^ lll(#Vvtl tit thu, 111lot
rogthter in v iuio Iniltruct *-tdtlrvS%l1lg is tit ho iltiliv. '1114 , filtirth out of x bit
porlotha lo used tit lotch ^an t l rviitttry the Indirovi, rtiltlrvto, if thlit Woo- Wonro-
tiuvidud; It ll;A J tlltk ('11111putt-v io itl1v for )I 'L ► period.-', Durtg We last )i b1t,
lJol-lilds of Ulok I 1913tio Off , lifft-t-five addrehh tit tilt* opi-ratid It+ voinputud and sent
tit 
the 1110moryt U indoxing luts Woo Spovitled IL Jb dont o litirv i if not t thu Ulno Is
still rf,,qa1rotl to transinit the atittrous to tliv tuomory ittlilrexe ruglistur.
During the I-,* phave, we overalld (if ;111y) is Wtvilvd, tilts oporation. opoviflod
It • Oick opurtation vodtt Is porforntud, f-tud Uten Othor thu (11wriallit is vvstortal ill
inuniory or thu ruxult, of alto operation Is koved In inomory. The road iuid ro-
store eyelos of thtt momory have be on svItarated lawl the olivration usx0cutiun
plavell botwoull thoill hoetallso 
In 
vottaln orogrAntit Lhv ability tit opurato di-
roctly on a inumory lovation is	 i-otts. Iv the uswtl vauu, In which the
►pormul, is , ruldorod Ill 1110111ory, thib oJAULIng produlves Ito (iIsttdvtlllU-L$ os.
T ILW	 SSEXT
The Instruction soL or the Siv-3 is a eompromfou which has boon choson
Lo maku 
the 
execution of the ro(Itilrod ruix-tioll?i rulativoly offiviont while not
ro(lidring too much bar(IwUvo.
Thoro are two kinds of Inistructions. 
One kind can o-lly be executed In
monitor modo. Iti user niodotboy caufso execution of tin instruction uyolo
during which no operation is performed, The so instructions are the ones which
maniptdato the page register, 
the 
Input/output liftrdwaro, or could otherwise
cau,4o troulAo if used incorrectly.
The other kind of instruction (the majority) may be used in either mode.
H'xocution of any of the 10 Instructions whose operation codes have not been
assigned causes the computer to execute an Instruction c-yclQduVI1lg which no
oporation Is porformed. Table IQ), givots the 54 assigned operations,
The monitor mode instructions will be discussed first. The first of these,
HALT' is used by the monitor program when there are it 	 no more
0-taks to perform, The HALT Instruction turns off all powor except that to the
vl-wk ststi tht- prittrit% Inwr 'upt virvitlirv * niWer tit file t1ut gut VIIII nol ri-ma n*
► itt it the c•btttttst0 io4 tittablvd. { 1^
4
x
*
tN ` er tti the tt►lttwt ehannel iK contro lled 111 tile
quests  it n'tet't'tom ttt't'vsK, 01k. visrsiputer ire turned t in for fait" instrutotbtin evele
.tltd tht`11 tttt`tts #stf again. I)oAvt* tis t1ty vot't` linter lK rt , "torml and the computer
r(*sUt v)4 € xt-vut ion sit Instruvtiting upon rt-t-vipt of .t prittrit4 Interrupt request.
The next tttl ov, Inotrut tbtsns art, ust-tt for t'ommunivittlon it+ elther direction
% itbt tht, xe ienttliv v..,I) ,mment . 1•,avit one # -xviumves thiv vontents of the slt el—
tit-it memory itwation with a 111-bit rt~'oster in one of the experi c-tits, The
partivulttt 4 t; ►bit a# trr°tintIs etc iveted by a multiplexor uhit-h is vontrolled Ikv (on-
tral IWgItittir A. '1 by to-rtir hi structitnis -ill y w sending exet-ute pul ua (which
load or unload the register its the v.s1 rinient) either before the exeliange, after
the cxehan e, oe not tit all.
TAble 2.
$I)P-t1 Instruction List
Monitor Motto onl p
IiALT Stop and turn off lower
XMIA Exc hnngv in(smory with Input, vxceu c puifies Aver
iViIB Elxchange mernory with Input, execute, pulses lyctfore
XMIN 1-Ne Mange memory with input, tact execute pulses
F, IN Y'nablci Interrupts
DINT Disable Interrupts
I-',NOC Finable Output Channel
DSO Disable Output. Carmel
LDCA 'Goad Control Register A
IaDCB Load t'tsntrol Register 11
LDIVIR Load Interrupt Mask Register
LINT Load Time Register
XMPL Exchange Memory With Page and Line Registers
Either Mode
LINK	 Subroutine and Interrupt Service Routine Linkage
C;MA C	 Compare Mvm^ary and AC
TUNC	 Transfer Unconditionally
TDXR	 Transfer and Decrement Index Register
9
Mnernanto Operation
Either Mode
TACZ Transfor if AC	 0
TACU Tmnsfor It AC	 0
TMQE Transfer It MQ Even
TOVF Transfer If ovorflow On
S1130 Shift anti Invort Sit Order
MLAQ Rotate AC and MQ Left
SLAC Shift Left AC
SRAC Shift Right AC
SRAQ Logical Shift Right AC and MQ
AIWA Arithmetic Shift Right AC and MQ
RRMQ Rotate Right NQ
NORM Floating Point Normalizo AC and MQ
STAC Store AC
STMQ Store NIQ
STXR Store XR,
STCL Store Clock
STPL Store Page and Line (Mark Place)
STIR Store Priority Interrupt Requests
STZE Store Zero
LDAC Load AC
LDMQ Load MQ
LDXR Load XR,
XMXR Exchange Memory with XR
XMAC Exchange Memory with AC
ADDA Add to AC
ADDM Add to Memory
SUBA Subtract from AC, Result In AC
SUBM Subtract from AC, Result in Memory
TORA Or (Inclusive) to AC
IORM Cr (Inclusive) to Memory
ANDA And to AC
ANDM And to Memory
EORA Exclusive Or to AC
BORM Exclusive Or to Memory
MPAA Multiple Precision Add to AC
MPSA Multiple Precision Subtract from AC
10
The UNT Instruction enables tht , Interrupt mstvni. Thv Interrupt AvAom
Is disabled Ij * v tho DINT Instruction. lolkewljo • Vie output obanno. I to ennblod 4V
the EOV.N	 Inxtruction. It etintinu(-* to run until disabled Ijv it DISOC Instrut-tion,
Control Register A Ix used to control tht , Input multiplexor, tht- experlinont
power switeliv-4, and other oilmeollanvous Lunt-ti p ns. it to got Jtv the LOCA In-
struetton And holds (Inta until the mixt time It Is lontled. The Control Regigtor
It Is similar ext o t-pt that It Is reavt At the end or the Instruetion tha t )4( ,t)4 It.
(Ionsequently the output line trom A staKv of bri g rostister will earry a 64 I)lt-
time-long pulSle eftt-it tIM(A that 14tilge Is AVt tO It Is
LI)MR loode P mask roglitter whieh van stilt-vtIvelY disable nny combination
or Interrupt levelmi,
The Tlm t Reglot(Ir N0101 lot compared to dirt ro-0-time elovk Is set by tliv
LOTH InKruetion.
XMPI, Its a mark plave And branivIt instruetion which is used for swbroutint,
linkag(t within the monitor,
The first group of Instructions which may I)t-- executed In either mode , Is
made up of branching Instructions, The first of those, LINK, is a subprogram
vall. It exclianges the page register, line reglkiter, Index register, carry fill)-
flop, and Interrupt Inhibit flip-flop with two words In memory, (See Vigure 2.)
Vk	 IrIAA mr	 11 ,9 jin monitor mode Ov ackirema 1-fleld of the 1 1 r,1%, Ins".1"u-C IT.11*011 IS	 oduut, 
user mode It Is taken modulo M. The Instructions LINK 16 through LINK 31
are Identical In execution to the servicing of Interrupt requests on levels 0
through 15 respectively. This instruction Is explained more fully In the section
of this paper on the priority Interrupt system.
CMAC skips the next sequential Instruction If the referent!od memory loca-
tion and the AC are unequal- otherwise., normal sequencing to the next sequential
Instruction prevails. This instruction is used for searching tables.
)DXR transfers and decrements the Index register by one If the Index
register Is non zero, If the index register is zero, this Instruction has no ef-
fect. It is used for controlling loops.
The other transfer instructions arc-, self-explanatory.
The next set of Instructions is used for shifting data In the AC and M -
Quite a number of these are included to facilitate the various 'formatting
functions the computer must perform. The SMO Instruction Is of particular
11
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III it- lovstt t-.t, t i N-tti It = t .) It t Mt-it . --. ltiti„ ttt -alit t'lght 111 tttt* 'XI(J. .till ^•j lilt- vil. ht
t tttl fit tilt' N19. atilt ills • 1*4-itt t,istl it tit#° AC ,dirt tltt it it-ti lit Ow fit', 1l11t^ tt:ttttt•tl=.,
l tr . pith° Ittisnt * tl t Ili A lit 41 Put t1+r 1 1-,, PIV4 • 11Alyt Htt" ,x1114 . 1 ttt It, tt i li p It it , I, 
itt *t*11 o t lier. ttt'tl It% :111	 view
	
t`i'tt t # R	 ; ,. .t	 ,t= t..	 .t °:t .tI#ttt'+r' iiii l
Ulm t 4 onvt'E*Wr lA ustA tliv hw— Pal . t • gpilt-ratt-11 111wit, 	 ill It'll lit, 1 ,11 tirst, Ill Rtt°tit+^*
tit do 1111" linitrti tx tall Hilt *ik ilwst.t lit 0 v ialipatt rt t*, It 11111.4	 1w tllt ` li t ' t l y ► lrtttltttt.
Th t . NORM tllsti'tit-trill t.Wat '. llmlt ill I tl*twi =t tt	 tht' At' .twl Nlk ^ It=tt
tttlttl tilt , AC t' mt * llwi i At iltirtuttit/t tt rratttit til. It	 illo! A . M.3 tit
flit'
	
lttt * llittl" 1 =1 twit . 11tti11 txt°t" t-i	 t,	 t #, illm twit.
AC Into titirmtlli`lt'tt .brill. This Ittitructitwll Is u -tt-ti lit	 0i tt t t;itilll, -
point format bvitirt' 't ran:iti 6o it tit.
`I'lie next, g l*atilt of I11e41 tlt'tltwlt,. t'4 ltsed itsl* A x• $011$4 ;ttiti t tt:ttltllg tht ry V.P1vioutt
rc,gircwrs . On fit,- wholy , tlit-v a,'I , ^s;^^^t^^,l^^^tll:t ^tl l^*. ►^"^ M ^t^ttY$ Lilt . l4tittV Or talc
'16 pl'itlrity Interrupt t*t' t ltiv-4 liot.s. It D4 llst*tl. It\ :tit ovaltaitim i prtwgl*11m Mitt*h
monitors,, timong t ttlicr tints..*~`t, tltictivi ,n twit tilt . Itl • t+trlty interrupt 't\ HIvI il.
The Sur ithmt'tlt, histl r u4 i tIMIS : lltllt'.tl * 111 twi t . la -t grijutt T lwt , illt x iutlt* Owl
clition, sulitrstvtlttil, AND. luelusivc Olt, and c xvlus iN v OR, The tllultilllt . pl e
Vislon operlitioltst full ,'loll I(lonticrtilly to twit' otho r addition and Muittr"tt*tioll
operations except filth the c'i rr*\r flip-flop iii notliiiii,ilizt-d itifort-lititid "I'11tts
c^^lintevor t :irr,^x % aH left over sit Vie anti tsI the lift .tttti il l- Ltl)tirltct Is ticictc'tl its
the ,result of the opt-ration. It is c*xiii*vied th
a
t multi
p
le ¢jl[t't^i°1^i^lon arIl,hnit-tic(^
..ILL
*liw +v....aaaa+s 1'tar Batt ^mr t ttl. 1^'.. tt»t*i`tts rtltlt *t# t'{T 115;1#. t1t^'-lititnt itirtthmetle l ov.-I' lixe tit ItVk	 lttdi#IEall.- bxt, xtefls f. err*-s. I,	 - r	 g V
speed. Then vonrersion to flt,iitiug-point, Form, will lia r ail low ;dust prior to Mans-
mission of the data. Tito umv tit tit( , multiple precision operations to .Alcoa in
Figure 4.
PRIORITY INTERRUPT SYSTEM
The SDP-- has 16 priority Interrupt lines. It also has it 16-writ mask
register which Is set uncles program control. During the t phase of each In-
struction, the logical AND of the 16 priority, Interrupt requests with the 16-bit
mask register is used to stet n shift register. Than the register Ili shifted until
ti one is detected at its3 output If a one is defeated, t11c number of shifts re-
guirc d to produce It is equal to the level of the highest priority active= request,
If no once is detected, tho computer  c ontinue:s Its operation undisturbed. if,  ct
one is detected, the computer finishes the Instruction 'which it is executing.
*Then it automatically executes u "LINK L 4 1 611 instruction (where L is the In-
terrupt level)
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 1 I teat KW. tk* I q;tjI I- "'. Ut • ^'vt t ; -4 , Illik 111 ,41 -l it '111 1 11 Am, 1-4 Mv V.*jj'j'v 1
t'llf - vt owl't 101111 0sit 111114 1 41 11 ,v Mid tilt - 111#11A t I t"j'44 • 1 t it lulge Its
P	 *4' not Ali, as I	 1"I'llift tilt I i t' I 't Al f-ti ll* 11"*111 tl&* liwattittl ►kil l s till,
431 11# t tii.it t1f.	 1.11 !if 1s;1 # 1	 111P. 1101 . 	 ri. '4 t' I'lititillt.
# Ttoh t	 tht. ilitt - I, ru- ptt	 it ts
4. t 1 4 	Of	 I I A t -	 *41 1 it it tu,i itv# At I% 	 tilt ,, t ,atitilititur tilt-kit uji,
111 4- id, It-, 	I If V.4`  I 11 	 111 A I #w 1 1, nt 4 At tilt .. IlItt-urt il it -4411 , W v #" I's lilt III- I r" Ilt 1111v►
N ' -titt l itt . Ititt•1 vit i t! -o' 1-%, it I , I'A *llt111t' wif ivit it'll twh tine	 tird tit than trom tin
' ti'll slow.	 It iii. 4 1.11114 . 1 . '111f . 's t %i ItFill '# tIS4 4 1 , 111111gu"1111 IY4 gIA vit Itelou
I `.-tt It littl IrritO	 1 ►* tolit- u kipt *11 =' 1 , 11 to Ittit it lilt- 11illivi , iA litti, 1 'u rther
IS110	 1AM,	 I , It*
At )10
	
11 )XI t 	 SM
	
INIs it 	 Ml
t 4
I W	 (Paw. and I'Allt . #if fluffer arva)
F "i" F F'
ADTO	 I it -	 /f 11100
1, 11t . I'll- #t Word of Ow progi-11111 it) by cm-cuted Is tit(,, LDCA. Tbis to caused
))'V pi-olivelil till( ill It y 111g, pap- (1, Ilnv 52 0 1 -19) Whvil tilt- vomputer Is loadvitil.
"I'liv LOCA instructIon Itn'vb4 a code Into tit(- Control Register A wh1oh selects
tho th-sirt-d vx1wriniont, Pago '), littv 20 (4 1 W) Im Initinlized with the Interrupt
inlillill, lilt wi, tilt- motittor nititiv on, atid iliv Inklex re-gistur b1to met to the, num-
liar tai* uords Ill tilt , burivi t -arva. Clotim-cluvaly tile vomputer Is In monitor is dc,
fuillivr Into rrupts utv Itilithit(id, atul tho Indvx r(-glsttAr contains the number of
words Ill the buffer w1jen tilt , XMIN Instruction Is executed. hl)4 Instruction
StOITS tilt' 1111MI, dilt-t 111divvvOy In t1tv amt word of the buffos vrea.
Then	 TDXH Instruction decrements the Index register and transfer$ to
the LINK Int4tructIon. The MW Instruction woven the monitor mode and Intor-
rupts (118040 SUltes of the Interrupt service routine and also Ha eve the now
value of the hidex register. In tidditton It saves tho address of the next sequential
InHtru(, tl(,)n, which Is the first Instruction (if the Interrupt service routine. The
TANK Instruction restores 
the 
computer to the exact state It was In before IT,
started the Interrupt servive routine, The next Instruction to be executed Is the
16
oilt , 80dell would h4vo 1A t'll twxt lit jw4jut-iwe In the tirigitmi, pr t*rttm it the Int •r-
rupt to •Mvv rttutine butl .tit been initiated. A totitl of 5 Instruetion vveloot lit
delstv bax twivurivil tit On* tiriginal prograin.
A* InEvrrupt requextot str(- rtweived, the interrupt xervivo routine uttrko
Itavk%Ai%l through the bulk-P itron, $tnv wilid lit a time. When the buffer urva to
lull, t1tv TOXIt inxtrue titin will flit t l t1tv In tlex register tit vero Awl will not Ming-
fer. Thu next setlut intial Instra-tion will m4sk out further interrupts it" level 4.
Then vontrol Is returnt4l 
to 
Liu- Interrulytt-d program thnsugh the LINK Instrue-
tion. All further rt4questot for serviev 
on 
level 4 will liv , Ignored until Litt , nuisk
register lit reset (tifter tho buffer httj4 I -swo vmptted Ity the woor progritno.
Figure 5 showo4 Lhu timing of the priority Intorrupt, circuitry In kiome deftil.
The first line of the ii urea	
e
to a time 	 showing a 
sequence 
of machine eveloo
dIvIdod Into I And 1-4. phniies. 
Thu 
sevond lino #how# a proginim which bucomes
suspontlod ast a result of tin Interrupt servive requost,, An Interrupt eyelo (third
line) performs the functionx requirml to switeh from the original program tsevorgl
line) to the Intorropting program (fourth line). During the Interrupt eye le the
equivalent of it LINK Instruction Is exvvut(4tI.
I#ut us now Investigiate more vitistiv the: tinlin y, of the tiventis whiell vauss^
the switch from one program to tinother., Assume that an Interrupt service ro-
cluost to Initiated (Ilnu 5) during the I phase of the first machino cycle shown in
the figure. This roquost Im not tmmwilatoly recognized becauso the request
Unco are tested only once per macifte. 
c 
velo — at the beginning of the I p-humv,
an shown In line 0. The request will be recognized by the serial Identification
process (line 7) during tho next ninehine cycle.
Two flip-Ilops are out 
when 
the oxistenco, of a service roquost has been
discovered. Tho Interrupt, flip-flop (line 8) causes the next machinu (:.V%:Ie to be
an Interrupt eyele (LINK Instruction) and to then reset. The Interrupt Inhibit
flip-flop (11110 9) Is set to prevent further interrupts until the machine to ready
to accept them. This flip-flop will be reset during the Interrupt cycle If the
fourth bit of the referenced word from the Prot halt of the table of Figure 2
contains a zero. Otherwise the Interrupt Inhibit flip-flop romaine out until it fit
recut-either by an B I T Instruction or by the LINK which terminates the service
program that Is in the process of bolng Initiated.
Interrupt latency Is defined to be the time which elapses between the InItIa-
tion of a service request end the Initiation of the corresponding service routim
Lino 10 shows this time for the example we have been discussing,, Tile minimum
latency (line 11) occurs If the sttrvice request occurs just before the request
lines are tested. In this came tics latency to two machlou cycles, or 198 lilt time
(abbreviated as 128J). The maximum, latency (line 12) occurs If the service
17
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roquoA just misgot the tvatt time•, Thtr. the, 14tvnev Ia bi raAentnt* evvivit, or
1024 Of oijuroo it the" 	 In queoition Is mr-tokood tiut by tho mauk rt*%I1stvr,,
the Interrupt Inhilift flip- is I* xvt, tir it highor priority rMiurmt, tx_*eurs
SIMUltAnPOU91Y, thPA, th4* 140M-Y ,
	ljoevirne much Inrgort
,OVTPVT DATA
04ta which nre to IK, output tit th y* tole-mvtry svi4tem Oro storod In tht- highert
order page (patge 1.1 In the pre.-sent vv4era) tjf memo "v Fr4mit xytwhron1r.tition
pattornot Awl An V tither blt$ to IfO MROMIUO(l 4re also stored In that IMge of the
momory, When they output 0annel to onithlod b 	 ENO C Instruction, it sturts-1
4t lino 2M of p4 go 15 awl, reittlit out the- entire pa go, one , word tit it timo, Into the
telemetry system, The IoAxt sipifivAnt, lilt of oneh word Is trAnsmittod first
and the most 4ignifleant lilt Inst# The luitt, word rrAtI out to line of page 1.10); then
the* 	 ivlcycleo to line 255, The, autput of the ohnmol Is aV4114ble In two
Corms — n merint, 
bit 
stream wh leh can lit- led tot normal s-. pa eve raft digital d4tA
#ystom., or to 14--phase,
 PCM form which its suitAbIv for directly driving the m(sluto
14tor of a telemetry trAnomittert
They 	channol lit designed to work most offiviontly With 4 20-18-bit
frame length, ITAIr of the 250-word page will just contain 204IR lilts, Thu# while
one half of
 they 	Me to being irnnsmitted, the othor half e4n lie filled with
new data and vice versa, A priority. Interrupt, roquest, 1.4 generated every time
either lint, M or line 127 Is read out Into the 4olomotry #yxtem. When this oc-
cur# * they 	which londs tha output pagc known that the first halt or
second half, re#putdively, of the output pago l y, available to receives 	 output
data# Figure 0 shown then 	 structury In the output page.
Once enabled, they 	channel continues to operate until disabled by a
DSOC instruction,
CONCLUSION
The detailed design of this computer to ntm complete# It has been simulated
on our 113M 1800 computer. We also have an assembler running on the IBM IM,
We have nearlyf tolsbod conxtructing a breadboard of the computer and we are
working on the time-sharing monitor program which will be described in a future
P111)",
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